RK3568_AIoT_REF_SCH_V20_20230927_Modify_Notes_CN

版　本：	V2.0
作　　者：	Zhangdz
审　　核：	Reviewer
日　期：	2023-09-27

瑞芯微电子股份有限公司

Rockchip Electronics Co., Ltd.

（版权所有，翻版必究）

免责声明

本文档按“现状”提供，瑞芯微电子股份有限公司（“本公司”，下同）不对本文档的任何陈述、信息和内容的准确性、可靠性、完整性、适销性、特定目的性和非侵权性提供任何明示或暗示的声明或保证。本文档仅作为使用指导的参考。

由于产品版本升级或其他原因，本文档将可能在未经任何通知的情况下，不定期进行更新或修改

商标声明

“Rockchip”、“瑞芯微”、“瑞芯”均为本公司的注册商标，归本公司所有。

本文档可能提及的其他所有注册商标或商标，由其各自拥有者所有。

版权所有 © 2023瑞芯微电子股份有限公司

超越合理使用范畴，非经本公司书面许可，任何单位和个人不得擅自摘抄、复制本文档内容的部分或全部，并不得以任何形式传播。

瑞芯微电子股份有限公司
地址： 福建省福州市铜盘路软件园A区18号
网址： www.rock-chips.com
客户服务电话： +86-591-83991906
客户服务传真： +86-591-83951833
客户服务邮箱： fae@rock-chips.com

更新记录

修订记录累积了每次文档更新的说明，最新版本的文档包含以前所有文档版本的更新内容。

版本	修改人	修改日期	修改说明	备注
V1.0	Zhangdz	2021.02.04	First edition for RK3568	
V1.1	Zhangdz	2021.06.11	具体修改记录请见下面内容。	
V2.0	Zhangdz	2023.09.27	具体修改记录请见下面内容。	

Copyright © 2023 Rockchip Electronics Co., Ltd.

目录

更新记录 3
目录 4
1 原理图版本说明 6
2 最新V2.0版本原理图修改内容说明 6
2.1 Page 17.RK3568_VO Interface_1(LVDS功能更新) 6
2.2 Page 09.PCIE30/MULTI_PHY/VOP Fun Map 7
2.3 Page 11.RK3568_DDR PHY 7
2.4 Page 21.Power_PMIC 8
2.5 Page 21.Power_PMIC （VDC更新） 8
2.6 Page 22.Power_Ext Discrete/RTC IC 8
2.7 Page 54.VO-LCM_LVDS TX0/TX1 9
2.8 Page 55.VO-LCM_Dual LVDS TX 9
2.9 Page 59.VO-VGA Output 9
2.10 Page 67、Page68 10
2.11 Page 86.PCIE-PCIE3.0_1x2Lanes_EP_64P 10
2.12 Page 95.UART/RS485/CAN Port（CAN注意点更新） 10
2.13 Page 95.UART/RS485/CAN Port（RS485注意点更新） 11
2.14 Page 13.RK3568_Flash/SD Controller 11
2.15 Page 15.RK3568_SARADC/GPIO 11
3 V1.1版本原理图修改内容说明 12
3.1 Page 06.Reset Signal Map/Clock Map 12
3.2 Page 64.WIFI6/BT-PCIe_2T2R + UART 13
3.3 增加SGMII,QSGMII接口参考电路 13
3.4 Page 15.RK3568_SARADC/GPIO 页 15
3.5 Page 16.RK3568_VI Interface 15
3.6 增加RMII接口参考电路 15
3.7 Page 35.DRAM-DDR4_96P_2X16+ECC_1X16 16
3.8 Page 41.Flash-Nand Flash(Option) 16
3.9 Page 69.Ethernet-PCIE Ethernet 16
3.10 Page 86.PCIE-PCIE3.0_1x2Lanes_EP_64P 16
3.11 Page 90.IR Receiver 17
3.12 Page 22.Power_Ext Discrete/RTC IC 18
3.13 Page 48.VI-Camera_MIPI_CSI_2x 2Lanes 18

Copyright © 2023 Rockchip Electronics Co., Ltd.

3.14 Page 21.Power_PMIC 18
3.15 Page 71.Audio-SingleMic+RK809_SPK.....19
3.16 Page 56.VO-LCM_eDP TX 19
3.17 Page 84.PCIE-PCIE3.0_1x2Lanes_RC_64P 20
3.18 Page 85.PCIE-PCIE3.0_2x1Lane_RC_32P.....20

Copyright © 2023 Rockchip Electronics Co., Ltd.

1 原理图版本说明

基于《RK3568_AIoT_REF_SCH_V11_20210611.DSN》版本上更新修改。
最新版本为《RK3568_AIoT_REF_SCH_V20_20230927.DSN》

重要提醒：

不论是新设计还是旧设计，请重新检查各个电源域的软、硬件电源设值，kernel板级dts里面的io domains 配置需要与硬件实际连接的电源电压保持一致，否则有IO损坏的风险。

具体可参考设计指南GPIO章节描述，或RK发布的通知。

2 最新V2.0版本原理图修改内容说明

2.1 Page 17.RK3568_VO Interface_1(LVDS 功能更新)

增加LVDS_TX1功能支持，和LVDS_TX0组成双LVDS接口功能。
RK3568原理图库更新如下：



RK3568 Package Pin#	RK3568 V1.1	RK3568 V2.0
AD18	MIPI_DSI_TX1_D0P	MIPI_DSI_TX1_D0P/**LVDS_TX1_D0P**
AE18	MIPI_DSI_TX1_D0N	MIPI_DSI_TX1_D0N/**LVDS_TX1_D0N**
AD17	MIPI_DSI_TX1_D1P	MIPI_DSI_TX1_D1P/**LVDS_TX1_D1P**
AC17	MIPI_DSI_TX1_D1N	MIPI_DSI_TX1_D1N/**LVDS_TX1_D1N**
AD14	MIPI_DSI_TX1_D2P	MIPI_DSI_TX1_D2P/**LVDS_TX1_D2P**
AC14	MIPI_DSI_TX1_D2N	MIPI_DSI_TX1_D2N/**LVDS_TX1_D2N**
AD12	MIPI_DSI_TX1_D3P	MIPI_DSI_TX1_D3P/**LVDS_TX1_D3P**
AE12	MIPI_DSI_TX1_D3N	MIPI_DSI_TX1_D3N/**LVDS_TX1_D3N**
AD15	MIPI_DSI_TX1_CLKP	MIPI_DSI_TX1_CLKP/**LVDS_TX1_CLKP**
AE15	MIPI_DSI_TX1_CLKN	MIPI_DSI_TX1_CLKN/**LVDS_TX1_CLKN**
W15	MIPI_DSI_TX1_AVDD_0V9	MIPI_DSI_TX1/**LVDS_TX1**_AVDD_0V9
Y15	MIPI_DSI_TX1_AVDD_1V8	MIPI_DSI_TX1/**LVDS_TX1**_AVDD_1V8

Copyright © 2023 Rockchip Electronics Co., Ltd.

双通道LVDS功能，可支持LVDS0和LVDS1左右对调。

Note：

```
MIPI_DSI_TX0 + MIPI_DSI_TX1 support dual MIPI DSI TX interface,
Left and Right support redistribution.

LVDS_TX0 + LVDS_TX1 support dual LVDS TX interface,
Left and Right support redistribution
```

2.2 Page 09.PCIE30/MULTI_PHY/VOP Fun Map

VOP path map更新



2.3 Page 11.RK3568_DDR PHY

ECC功能更新增加注意点，ECC颗粒要求和主颗粒的Row/Bank/Col/BG（DDR4）完全一致，速率也要求一致，建议ECC采用的颗粒和主颗粒一样型号。

DDR4 ECC DQ **DDR3 ECC DQ**



Note：
ECC DRAM the Row/Bank/Col/BG must be the same as the main DRAM,
and the rate must be the same as the main DRAM,
it is recommended to use the same model as the main DRAM.



DDR4时，要求所有DQ顺序不可对调（包含ECC DQ），必须按照RK提供的模板顺序进行。

DDR3的DQ顺序可支持Byte内对调。

Note：

```
When ECC function is required, all DQs in DDR4 do not support adjustment,
and template order must be provided according to RK
```

2.4 Page 21.Power_PMIC

USB_AVDD_0V9,USB_AVDD_AV8,MIPI_AVDD_0V9,MIPI_AVDD_1V8供电方式更新，先磁珠后电容方式。



2.5 Page 21.Power_PMIC （VDC 更新）

RK809-5 VDC控制修改，采用VCC3V3_SYS控制，并增加快速上下电概率不开机问题解决电路。



2.6 Page 22.Power_Ext Discrete/RTC IC

VDD_CPU更新使用RK860-0供电，注意dts配置需要同步修改。



2.7 Page 54.VO-LCM_LVDS TX0/TX1

增加支持LVDS1接口参考电路



2.8 Page 55.VO-LCM_Dual LVDS TX

增加支持双LVDS接口参考电路



2.9 Page 59.VO-VGA Output

eDP转VGA芯片更新为IT6516BFN



2.10 Page 67、Page68

Giga PHY更新为RK631

2.11 Page 86.PCIE-PCIE3.0_1x2Lanes_EP_64P

删除这页参考电路，需要RK3568当EP设备请参考对应的参考电路图。

2.12 Page 95.UART/RS485/CAN Port（CAN注意点更新）

使用CAN接口时，需要注意确认外置设备的兼容性问题，具体请见《RK3568-CAN-Errata Notice.pdf》



2.13 Page 95.UART/RS485/CAN Port（RS485 注意点更新）

该参考图RS485芯片为3.3V,UART IO电平也为3.3V，如需更换的RS485芯片是5V供电，UART这边需要电平转换，否则会存在漏电，不得直接更换为5V供电的RS485芯片。



2.14 Page 13.RK3568_Flash/SD Controller

MaskRom测试点增加串接100ohm电阻，加强管脚保护，Layout时，要特别注意不能有分支，否则会影响信号质量。



Note:

For eMMC or Nand Flash:
If eMMC_D0/FLASH_D0=0V at after power on and reset
then system will enter into Maskrom mode.

Layout note:

Test point must be placed on the line, and no branch can be added



Note:

For SPI Flash:
If FSPI_CLK=0V at after power on and reset,
then system will enter into Maskrom mode.

Note:

Reserve TestPoint for put the system into Maskrom mode to update the firmware
When writing mismatched firmware or other conditions result in boot failure,
use this test point

Except in this case, please use Recovery Key
Put the system into loader mode to update the firmware

2.15 Page 15.RK3568_SARADC/GPIO

Recovery测试点增加串接100ohm电阻，加强管脚保护。



Note:

3 V1.1版本原理图修改内容说明

3.1 Page 06.Reset Signal Map/Clock Map

该页内容删除，变更为 06.IO Power Domain Map 进行专门说明RK3568 IO Power Domain供电电压和软件IO Domain DTS配置必须匹配。

IO Power Domain Map

If IO domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

IO Domain	Pin Num	Support IO Voltage 3.3V	Support IO Voltage 1.8V	Notes	Default IO Domain Voltage: Supply Power Net Name	Default IO Domain Voltage: Power Source	Default IO Domain Voltage: Voltage
PMUIO0 (PMUPLL_AVDD_1V8)	Pin Y21	✗	✓	PMUIO0 are fixed 1.8V level mode, which cannot be configured.	VCCA1V8_PMU	VCCA1V8_PMU	1.8V
PMUIO1	Pin Y20	✓	✗	PMUIO1 are fixed 3.3V level mode, which cannot be configured.	VCC3V3_PMU	VCC3V3_PMU	3.3V
PMUIO2	Pin W19	✓	✓	PMUIO2 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC3V3_PMU	VCC3V3_PMU	3.3V
VCCIO1	Pin H17	✓	✓	VCCIO1 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO_ACODEC	VCCIO_ACODEC	3.3V
VCCIO2	Pin H18	✓	✓	VCCIO2 supports 1.8V or 3.3V level mode Default is configured by hardware,namely PIN "FLASH_VOL_SEL" state determines which mode to work in.[1][2]	VCCIO_FLASH	VCC_1V8	1.8V
VCCIO3	Pin L22	✓	✓	VCCIO3 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2][3]	VCCIO_SD	VCCIO_SD	3.3V
VCCIO4	Pin J21	✓	✓	VCCIO4 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO4	VCC_1V8	1.8V
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO6	VCC_1V8	1.8V
VCCIO7	Pin V12	✓	✓	VCCIO7 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V

For example, the VCCIO4 hardware has been modified to 3.3V power supply, and the corresponding DTS must be modified to 3.3V configuration, otherwise the IO of VCCIO4 will be damaged.

If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

Notes

[1]:When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.

[2]:When the IO domain power supply voltage is 1.8V, the IO domain voltage configuration in DTS must be set to 1.8V mode.
If it is misconfigured to 3.3V mode, the IO function of this power domain will be abnormally;
When the IO domain power supply voltage is 3.3V, the IO domain voltage configuration in DTS must be set to 3.3V mode.
If it is misconfigured to 1.8V mode, the IO in this power domain will be in overvoltage state, and the IO will be damaged after long-term operation.

[3]:When VCCIO3 IO domain is assigned as SD card function,:
If SD3.0 mode is to be supported, VCCIO3 power supply voltage must be support configurable, 3.3V in SD2.0 mode and 1.8V in SD3.0 mode.
If only SD2.0 mode is supported (SD3.0 card only works in SD2.0 mode), VCCIO3 only needs fixed power supply of 3.3V.
When VCCIO3 IO domain is assigned as other function,:
Such as uart5 and uart6, then note [2] should be followed

注意点：

注1：当VCCIO2供电1.8V时，则FLASH_VOL_SEL管脚必须保持为高电平，芯片会根据FLASH_VOL_SEL=Logic high，VCCIO2自动配置为1.8V mode；

当VCCIO2供电3.3V时，则FLASH_VOL_SEL管脚必须保持为低电平，芯片会根据FLASH_VOL_SEL=Logic low，VCCIO2自动配置为3.3V mode。

如果VCCIO2供电电压和FLASH_VOL_SEL未满足以上关系，功能会异常（比如无法正常开机）或IO损坏。

注2：当IO Domain供电电压为1.8V时，DTS里的IO domain电压配置必须相应配成1.8V mode，**如果误配置为3.3V mode，这个电源域的IO功能会异常**；

当IO Domain供电电压为3.3V时，DTS里的IO domain电压配置必须相应配成3.3V mode，**如果误配置为1.8V mode，会使得这个电源域IO处于过压状态，长期工作IO会损坏。**

注3：当VCCIO3 IO Domain分配为SD Card功能时：

如果要支持SD3.0模式，那么VCCIO3供电电压必须是软件可配置，SD2.0模式时供3.3V，SD3.0模式时供1.8V。

如果只需要固定在SD2.0模式（SD3.0卡也只工作在SD2.0模式），比如采用分立电源时，要省掉3.3V切换成1.8V的电路，那么VCCIO3供电电压可固定接3.3V，注意点应遵循注2

当VCCIO3 IO Domain分配为其它功能时：比如UART5,UART6，那么应遵循注2。

每个项目都必须填写这个表格《Rockchip_RK3568_IO Power Domain Description and Checklist_V1.0_CN.xlsx》确认实际硬件接法和软件配置是否匹配，务必在匹配后再编译固件。

IO Domain DTS Configuration Checklist
(每个项目都必须填写这个表格确认实际硬件接法和软件配置是否匹配，务必在匹配后再编译固件；
如果项目有IO电源域会根据外设物料选择1.8V或3.3V电压的，比如WIFI模组可兼容多种厂家，有些厂家SDIO WIFI模组必须工作在3.3V IO，有些厂家SDIO WIFI模组必须工作在1.8V IO，然后根据BOM选择贴片的，那么务必启用BOM ID，否则一个固件无法兼容这种需求。)

IO Domain	IO Domain Power Supply Pin Num	Support 1.8V or 3.3V mode	由硬件工程师填写				由软件工程师填写		软硬件确认结果	匹配的IO Domain DTS Configuration
			Source of Power Supply	IO Domain Power Supply Net Name	实际供电电压	IO Domain Power Supply 截图	IO Domain DTS Configuration	软件配置的电压模式	硬件供电电压和软件配置是否匹配	
PMUIO0 (PMUPLL_AVDD_1V8)	Pin Y21	Only 1.8V mode					不可配置，硬件必须供1.8V	Only 1.8V mode		
PMUIO1	Pin Y20	Only 3.3V mode					不可配置，硬件必须供3.3V	Only 3.3V mode		
PMUIO2	Pin W19	1.8V or 3.3V mode								
VCCIO1	Pin H17	1.8V or 3.3V mode								
VCCIO2	Pin H18	1.8V or 3.3V mode					由FLASH_VOL_SEL状态决定: FLASH_VOL_SEL=Logic high，1.8V mode FLASH_VOL_SEL=Logic low ，3.3V mode			
VCCIO3	Pin L22	1.8V or 3.3V mode								
VCCIO4	Pin J21	1.8V or 3.3V mode								
VCCIO5	Pin V10/V11	1.8V or 3.3V mode								
VCCIO6	Pin R9/U9	1.8V or 3.3V mode								
VCCIO7	Pin V12	1.8V or 3.3V mode								

如果项目有IO电源域会根据外设物料选择1.8V或3.3V电压的，比如WIFI模组可兼容多种厂家，有些厂家SDIO WIFI模组必须工作在3.3V IO，有些厂家SDIO WIFI模组必须工作在1.8V IO，然后根据BOM选择贴片，那么务必启用BOM ID，否则一个固件无法兼容这种需求。

3.2 Page 64.WIFI6/BT-PCIe_2T2R + UART

U6400 Pin9和Pin10接法有错误，Pin9更新接ANT，Pin10更新为接GND



3.3 增加 SGMII,QSGMII 接口参考电路

见88.Ethernet-GEPHY_SGMII和 89.Ethernet-GEPHY_QSGMII 页

88.Ethernet-GEPHY_SGMII

89.Ethernet-GEPHY_QSGMII

应用说明：

1：MULTI PHY1 QSGMII M0和MULTI PHY2 QSGMII M1为复用关系，只能选择其中一组，本次提供的参考电路

是使用MULTI PHY2的QSGMII（或SGMII）



2：RK3568 只有两个 GMAC，因此外接 QSGMII PHY 时实际只有两个有效

3：RK3568 两个 GMAC 内部大概路径见下图，具体使用请参见《Rockchip_RK3568_Hardware_Design_Guide_V1.1_CN.pdf》章节 2.3.6 说明



4：选用 SGMII 接口时：
选择配置为 GMAC0，SGMII PHY 的 MDC/MDIO 必须选择 GMAC0_MDC/MDIO，
选择配置为 GMAC1，SGMII PHY 的 MDC/MDIO 必须选择 GMAC1_MDC/MDIO；
选用 QSGMII 接口时：
QSGMII PHY 的 MDC/MDIO 可以选择 GMAC0_MDC/MDIO 或 GMAC1_MDC/MDIO。
在电路设计时，需提前根据需求做选择。
5：QSGMII PHY 增加一个电源控制信号，参考图分配和 LCD1_PWREN_H 复用，如果两个功能同时有需求，请根据实际应用重新分配 GPIO。



3.4 Page 15.RK3568_SARADC/GPIO 页

GMAC0_MDC网络预留一个0 ohm串接电阻



3.5 Page 16.RK3568_VI Interface

GMAC1_MDC_M1网络预留一个0 ohm串接电阻



3.6 增加 RMII 接口参考电路

见65.Ethernet-FEPHY_RMII0 页



应用说明：
1）参考电路采用 RTL8201F 或 YT8512C ，两个都只支持 3.3V IO，VCCIO4 供电需要修改成 3.3V 供电，即下图 R1509 不贴，R1511 贴 0ohm



此时软件 DTS 的 IO Domain 配置必须同步更新，必须修改为 VCC_3V3 配置。
如果 VCCIO4 供电 3.3V，软件 DTS 的 IO Domain VCCIO4 配置还是为 VCC_1V8，那么 VCCIO4 的 IO 会处于过压状态，长期工作 IO 会损坏。
注：由于该份参考图IO功能分配问题以及RTL8201F或YT8512C只支持3.3V IO，增加GMAC1的RMII接口参考电路会增加电路的复杂性，同属一个IO Domain的其它功能的IO电平需要适配，需要调整功能或增加电平

转换电路，如需要使用GMAC1的RMII接口，请根据实际应用重新分配，FEPHY的电路可参考GMAC0。

2）RMII 模式时，PHY 的 TXC 不是接 RK3568 TXCLK，而是接 MCLKINOUT，MCLKINOUT 时钟是 RMII TX/RX 数据的参考时钟；
请根据需求设置输入模式或输出模式，参考电路默认 RK3568 的 MCLKINOUT 采用输出模式，PHY 采用输入模式。

3）省晶体方案：使用 RK3568 ETH0_REFCLKO_25M 或 ETH1_REFCLKO_25M 输出的 25MHz 时钟替代 PHY 的晶体
RTL8201F 时，RK3568 ETH0_REFCLKO_25M 或 ETH1_REFCLKO_25M 送到 Pin32 脚，Pin31 脚接地处理；
YT8512C 时，可和 RTL8201F 同样处理，但是建议 RK3568 ETH0_REFCLKO_25M 或 ETH1_REFCLKO_25M 送到 Pin31 脚，Pin32 脚悬空，效果更优。

4）RMII 模式时，PHY 的 CRS_DV 接到 RK3568 RXDV_CRS 管脚上，而不是 PHY 的 RXDV 接到 RK3568 RXDV_CRS 管脚上

3.7 Page 35.DRAM-DDR4_96P_2X16+ECC_1X16

VTT电源芯片原来兼容型号有些不支持DDR4，注意更新，需采用支持DDR4需求的VTT电源芯片



3.8 Page 41.Flash-Nand Flash(Option)

下图之前描述有误，更新为VCCIO_FLASH



3.9 Page 69.Ethernet-PCIE Ethernet

ACT_LED 更新为 PHY2_LED0 控制



3.10 Page 86.PCIE-PCIE3.0_1x2Lanes_EP_64P

1：EP模式，PERST增加接到RK3568系统复位网络，并更新默认接到RK3568系统复位网络，如下图



2：原来Pin B8 Pin B9 接法有误，Pin B8更新接到VCC3V3_PCIE_EDGE，Pin B9悬空



3.11 Page 90.IR Receiver

红外接收头电源增加常供电VCC3V3_PMU电源，并更新默认为VCC3V3_PMU供电，可支持待机红外唤醒功能，如果想省待机功耗，不需要唤醒功能，选择VCC_3V3供电



注意：待机下，如果VDD_LOGIC也断电，那么只有PMW3支持红外唤醒。

3.12 Page 22.Power_Ext Discrete/RTC IC

RK3568 VDD_CPU供电DCDC，增加RK860支持，使用RK860时，前馈电容要使用1uF，提高环路稳定性。



3.13 Page 48.VI-Camera_MIPI_CSI_2x 2Lanes

J4801 Pin30和Pin29 PN接反了，更新如下：



3.14 Page 21.Power_PMIC

C2137更新为4.7uF，提升codec性能。

PMIC RK809 CODEC



3.15 Page 71.Audio-SingleMic+RK809_SPK

MIC采用差分时，偏置更新为1.1K ohm



3.16 Page 56.VO-LCM_eDP TX

增加注意点：

1：eDP1.2a及以上协议的eDP显示屏，Aux的偏置电阻R5600和R5601不贴。

2：若是较低协议的显示屏，需要贴片。



3.17 Page 84.PCIE-PCIE3.0_1x2Lanes_RC_64P

VCC3V3_PCIE30X2有误，应该接VCC3V3_PCIE30



3.18 Page 85.PCIE-PCIE3.0_2x1Lane_RC_32P

VCC3V3AUX_PCIE30X1和VCC3V3AUX_PCIE30X2分开，增加以下电路